



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

**<b>VIEEE** 

Membership Public	Xplore Market Star	ndards Conferences	Welcome United States Patent and T	rademark Office
Help FAQ Terms IEE	EE Peer Review Qui	ck Links		» S
Welcome to IEEE Xplore**  - Home - What Can I Access? - Log-out	Results are shown 19 You may refine your Then click Search A	search by editing the cu	ublication year in descending rrent search expression or enter	ing a new one the text box
Tables of Contents  - Journals & Magazines	Results: Journal or Magazine	= JNL Conference = C	NF Standard = STD	
Conference Proceedings Conference Proceedings Search	1 Trace precedured Jacobson, Q.; Secondary Computer Arch 2000 Page(s): 37 -4	Smith, J.E. itecture, 2000. Pro	oceedings of the 27th Int	ernational Symposiu
O- By Author O- Basic O- Advanced Member Services		DF Full-Text (912 I	<u>(B)]</u> <b>CNF</b>	
O- Join IEEE O- Establish IEEE Web Account	Akkary, H.; Dru Microarchitectu Symposium on	re, 1998. MICRO-: , 1998	rocessor 31. Proceedings. 31st An	nual ACM/IEEE Inte
•	Page(s): 226 -  [Abstract] [P	236 DF Full-Text (108 I	<u>(B)]</u> <b>CNF</b>	
	commitment Hong-Tzer Yan Energy Manage	<b>problem</b> g; Kun-Yuan Huan ement and Power D onference on , Vo	ning algorithm for solog; Ching-Lien Huang Delivery, 1995. Proceeding Jume: 1 , 1995	-
	[Abstract] [P	DF Full-Text (508 I	<u>(B)]</u> <b>CNF</b>	

<u>Home</u> | <u>Log-out</u> | <u>Journals</u> | <u>Conference Proceedings</u> | <u>Standards</u> | <u>Search by Author</u> | <u>Basic Search</u> | <u>Advanced Search</u> <u>Join IEEE</u> | <u>Web Account</u> | <u>New this week</u> | <u>OPAC Linking Information</u> | <u>Your Feedback</u> | <u>Technical Support</u> | <u>Email Alerting</u> <u>No Robots Please</u> | <u>Release Notes</u> | <u>IEEE Online Publications</u> | <u>Help</u> | <u>FAQ</u> | <u>Terms</u> | <u>Back to Top</u>



## WEST

Help Logout Interrupt

Main Menu | Search Form | Posting Counts | Show S Numbers | Edit S Numbers | Preferences | Cases

Search Results -

Term	Documents
DEPENDENT.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	537668
DEPENDENTS.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	436
DEPENDENC\$3	0
DEPENDENC.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	6
DEPENDENCC.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	1
DEPENDENCD.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	2
DEPENDENCE.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	138537
DEPENDENCEAT.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	1
DEPENDENCED.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	1
DEPENDENCEN.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	2
DEPENDENCEOF.DWPI,TDBD,EPAB,JPAB,USPT,PGPB.	3
((DEPENDENC\$3 OR DEPENDENT) AND L2).USPT,PGPB,JPAB,EPAB,DWPI,TDBD.	38

There are more results than shown above. Click here to view the entire set.

Database:	US Patents Full-Text Database US Pre-Grant Publication Full-Type Abstracts Database EPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulle	Γext Database		
Search:	L3		Refine Search	
	Recall Text	Clear	,	
		Search History	y .	

DATE: Monday, December 09, 2002 Printable Copy Create Case

54

1

<u>L2</u>

<u>L1</u>

et Name Query de by side	Hit Count S	et Name esult set
DB=USPT,PGPB,JPAB,EPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L3</u> (dependenc\$3 or dependent) and 12	38	<u>L3</u>
dispatch\$3 near5 (before or after or previous\$3 or recent\$2) near5 (jump\$3	54	1.2

END OF SEARCH HISTORY

or branch\$3) DB=USPT; PLUR=YES; OP=OR

5655096.pn.

Set Name Query side by side

<u>L2</u>

<u>L1</u>

## WEST

**Generate Collection** 

Print

Search Results - Record(s) 1 through 20 of 21 returned.

☐ 1. Document ID: US 6282633 B1

L35: Entry 1 of 21

File: USPT

Aug 28, 2001

US-PAT-NO: 6282633

DOCUMENT-IDENTIFIER: US 6282633 B1

TITLE: High data density RISC processor

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Draw Desc Image

☐ 2. Document ID: US 6199152 B1

L35: Entry 2 of 21

File: USPT

Mar 6, 2001

US-PAT-NO: 6199152

DOCUMENT-IDENTIFIER: US 6199152 B1

TITLE: Translated memory protection apparatus for an advanced microprocessor

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KMC Draw Desc Image

☐ 3. Document ID: US 6031992 A

L35: Entry 3 of 21

File: USPT

Feb 29, 2000

US-PAT-NO: 6031992

DOCUMENT-IDENTIFIER: US 6031992 A

TITLE: Combining hardware and software to provide an improved microprocessor

Full Title Citation Front Review Classification Date Reference Sequences Attachments Claims KWC Draw, Desc Image

☐ 4. Document ID: US 6011908 A

L35: Entry 4 of 21


File: USPT

Jan 4, 2000

US-PAT-NO: 6011908

DOCUMENT-IDENTIFIER: US 6011908 A

TITLE: Gated store buffer for an advanced microprocessor



US-PAT-NO: 5914727

DOCUMENT-IDENTIFIER: US 5914727 A

TITLE: Valid flag for disabling allocation of accelerated graphics port memory space

KWC

9. Document ID: US 5875464 A   L35: Entry 9 of 21   File: USPT   Feb 23, 1999   US-PAT-NO: 5875464     DOCUMENT-IDENTIFIER: US 5875464   A   TITLE: Computer system with private and shared partitions in cache   TOTAL CEST   INDIQUE   10. Document ID: US 5860151   A   L35: Entry 10 of 21   File: USPT   Jan 12, 1999   US-PAT-NO: 5860151   A   DOCUMENT-IDENTIFIER: US 5860151   A   TITLE: Data cache fast address calculation system and method   TOTAL CEST   INDIQUE   11. Document ID: US 5832205   A   L35: Entry 11 of 21   File: USPT   Nov 3, 1998   US-PAT-NO: 5832205   INDIQUE   TITLE: Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed   TITLE: Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed   TOTAL CEST   INDIQUE   12. Document ID: US 5481685   A   L35: Entry 12 of 21   File: USPT   Jan 2, 1996   US-PAT-NO: 5481685   DOCUMENT-IDENTIFIER: US 5481685   A   L35: Entry 12 of 21   File: USPT   Jan 2, 1996   US-PAT-NO: 5481685   DOCUMENT-IDENTIFIER: US 5481685   A   L35: Entry 12 of 21   File: USPT   Jan 2, 1996   US-PAT-NO: 5481685   DOCUMENT-IDENTIFIER: US 5481685   A   L35: Entry 12 of 21   File: USPT   Jan 2, 1996   US-PAT-NO: 5481685   DOCUMENT-IDENTIFIER: US 5481685   A   TITLE: RISC microprocessor architecture implementing fast trap and exception state			
TITLE: Computer system with private and shared partitions in cache    Full   Title   Citation   Front   Review   Classification   Date   Reference   Sequences   Attachments		File: USPT	Feb 23, 1999
Title   Cation   Front   Review   Classification   Date   Reference   Sequences   Attachments   Date   Date			
Diam Desc   Image	TITLE: Computer system with private an	d shared partitions in cache	
US-PAT-NO: 5860151 DOCUMENT-IDENTIFIER: US 5860151 A  TITLE: Data cache fast address calculation system and method    Full   Title   Ctation   Front   Review   Classification   Data   Reference   Sequences   Attachments		n   Date   Reference   Sequences   Attachmen	ts KWC
US-PAT-NO: 5860151 DOCUMENT-IDENTIFIER: US 5860151 A  TITLE: Data cache fast address calculation system and method  Full Title Citation Front Review Classification Date Reference Sequences Attachments  Draw Desc Image  11. Document ID: US 5832205 A  L35: Entry 11 of 21 File: USPT Nov 3, 1998  US-PAT-NO: 5832205 DOCUMENT-IDENTIFIER: US 5832205 A  TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed  Full Title Citation Front Review Classification Date Reference Sequences Attachments  Orant Desc Image  12. Document ID: US 5481685 A  L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685 DOCUMENT-IDENTIFIER: US 5481685 A	☐ 10. Document ID: US 5860151 A		
TITLE: Data cache fast address calculation system and method    Full   Title   Citation   Front   Review   Classification   Date   Reference   Sequences   Attachments	L35: Entry 10 of 21	File: USPT	Jan 12, 1999
Full Title Citation Front Review Classification Date Reference Sequences Attachments  11. Document ID: US 5832205 A L35: Entry 11 of 21 File: USPT Nov 3, 1998  US-PAT-NO: 5832205 DOCUMENT-IDENTIFIER: US 5832205 A  TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed  Full Title Citation Front Review Classification Date Reference Sequences Attachments NMC  Draw Desc Image  12. Document ID: US 5481685 A L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685 DOCUMENT-IDENTIFIER: US 5481685 A			
□ 11. Document ID: US 5832205 A  L35: Entry 11 of 21 File: USPT Nov 3, 1998  US-PAT-NO: 5832205  DOCUMENT-IDENTIFIER: US 5832205 A  TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed  Full Title Citation Front Review Classification Date Reference Sequences Attachments  Diaww Desc Image  □ 12. Document ID: US 5481685 A  L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685  DOCUMENT-IDENTIFIER: US 5481685 A	TITLE: Data cache fast address calcula	tion system and method	
US-PAT-NO: 5832205 DOCUMENT-IDENTIFIER: US 5832205 A  TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed  Full Title Citation Front Review Classification Date Reference Sequences Attachments  Drawn Desc Image  12. Document ID: US 5481685 A  L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685 DOCUMENT-IDENTIFIER: US 5481685 A		n   Date   Reference   Sequences   Attachmen	its Komc
US-PAT-NO: 5832205 DOCUMENT-IDENTIFIER: US 5832205 A  TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed    Full   Title   Cflation   Front   Review   Classification   Date   Reference   Sequences   Attachments   Drawl Desc   Image	☐ 11. Document ID: US 5832205 A		
TITLE: Memory controller for a microprocessor for detecting a failure of speculatio on the physical nature of a component being addressed  Full Title Citation Front Review Classification Date Reference Sequences Attachments  Transpect Image  12. Document ID: US 5481685 A  L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685  DOCUMENT-IDENTIFIER: US 5481685 A	L35: Entry 11 of 21	File: USPT	Nov 3, 1998
Full Title Citation Front Review Classification Date Reference Sequences Attachments  Drawn Desc Image  12. Document ID: US 5481685 A  L35: Entry 12 of 21 File: USPT Jan 2, 1996  US-PAT-NO: 5481685  DOCUMENT-IDENTIFIER: US 5481685 A			
Inage  12. Document ID: US 5481685 A  L35: Entry 12 of 21  US-PAT-NO: 5481685  DOCUMENT-IDENTIFIER: US 5481685 A			re of speculation
L35: Entry 12 of 21 File: USPT Jan 2, 1996 US-PAT-NO: 5481685 DOCUMENT-IDENTIFIER: US 5481685 A		n Date Reference Sequences Attachmer	ts Kwc
US-PAT-NO: 5481685 DOCUMENT-IDENTIFIER: US 5481685 A	☐ 12. Document ID: US 5481685 A		
DOCUMENT-IDENTIFIER: US 5481685 A	L35: Entry 12 of 21	File: USPT	Jan 2, 1996
TITLE: RISC microprocessor architecture implementing fast trap and exception state			
	TITLE: RISC microprocessor architectur	e implementing fast trap and	exception state

Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments

☐ 13. Document ID: US 5467459 A

L35: Entry 13 of 21

File: USPT

Nov 14, 1995

US-PAT-NO: 5467459

DOCUMENT-IDENTIFIER: US 5467459 A

TITLE: Imaging and graphics processing system

Full Title Citation Front Review Classification Date Reference Sequences Attachments

Drawn Desc Image

14. Document ID: US 5465361 A

14. Document ID. 03 3403301 A

L35: Entry 14 of 21

File: USPT

Nov 7, 1995

US-PAT-NO: 5465361

DOCUMENT-IDENTIFIER: US 5465361 A

TITLE: Microcode linker/loader that generates microcode sequences for MRI sequencer

by modifying previously generated microcode sequences

| Full | Title | Citation | Front | Review | Classification | Date | Reference | Sequences | Attachments | KMC |
| Draw, Desc | Image |

☐ 15. Document ID: US 5448705 A

L35: Entry 15 of 21

File: USPT

Sep 5, 1995

US-PAT-NO: 5448705

DOCUMENT-IDENTIFIER: US 5448705 A

TITLE: RISC microprocessor architecture implementing fast trap and exception state

Full Title Citation Front Review Classification Date Reference Sequences Attachments

Drawn Desc Image

☐ 16. Document ID: US 5214753 A

L35: Entry 16 of 21

File: USPT

May 25, 1993

US-PAT-NO: 5214753

DOCUMENT-IDENTIFIER: US 5214753 A

TITLE: Video system with parallel attribute interpolations

Full Title Citation Front Review Classification Date Reference Sequences Attachments

Draw, Desc Image

☐ 17. Document ID: US 5029070 A

L35: Entry 17 of 21

File: USPT

Jul 2, 1991

US-PAT-NO: 5029070

DOCUMENT-IDENTIFIER: US 5029070 A

TITLE: Coherent cache structures and methods

Full Title Citation Front Review Classification Date Reference Sequences Attachments KOMO ☐ 18. Document ID: US 3858208 A L35: Entry 18 of 21 File: USPT Dec 31, 1974 US-PAT-NO: 3858208 DOCUMENT-IDENTIFIER: US 3858208 A TITLE: AUTOMATIC PRF SELECTION TO OPTIMIZE RANGE AND DOPPLER VISIBILITY IN RADAR TRACKING Full Title Citation Front Review Classification Date Reference Sequences Attachments KWMC Draw, Desc Il Image ☐ 19. Document ID: US 3858206 A L35: Entry 19 of 21 File: USPT Dec 31, 1974 US-PAT-NO: 3858206 DOCUMENT-IDENTIFIER: US 3858206 A TITLE: METHOD AND MEANS FOR OPERATING AN AIRBORNE SWITCHED ARRAY RADAR SYSTEM Full Title Citation Front Review Classification Date Reference Sequences Attachments KWIC Drawi Desc Image ☐ 20. Document ID: US 3833904 A L35: Entry 20 of 21 Sep 3, 1974 File: USPT US-PAT-NO: 3833904 DOCUMENT-IDENTIFIER: US 3833904 A TITLE: AIRBORNE SWITCHED ARRAY RADAR SYSTEM

Generate Collection

Full Title Citation Front Review Classification Date Reference Sequences Attachments

Draw. Desc - Image

Print

Term	Documents
LOAD.USPT.	498753
LOADS.USPT.	171869
STORE.USPT.	250279
STORES.USPT.	194019
(34 AND (STORE NEAR9 LOAD)).USPT.	21
(L34 AND LOAD NEAR9 STORE).USPT.	21

Display Format: TI Change Format

Previous Page

Next Page